## IN THE TITLE:

Please change the title to --DUAL ASSOCIATIVE-CACHE DIRECTORIES ALLOWING SIMULTANEOUS READ OPERATION USING TWO BUSES WITH MULTIPLEXORS, ADDRESS TAGS, MEMORY BLOCK CONTROL SIGNALS, SINGLE CLOCK CYCLE OPERATION AND ERROR CORRECTION--

## IN THE CLAIMS:

Please delete Claims 2, 5 and 11-13. Please amend the remaining claims as follows (all pending claims are presented whether or not amended):

- 1. (amended) A method of accessing values stored in a cache used by a processor of a computer system, comprising the steps of:

loading a plurality of memory blocks from a memory device connected to the processor via a system bus into respective cache lines of the cache;

writing address tags associated with the memory blocks into first and second cache directories of the cache, wherein the first and second cache directories are redundant, and said writing step writes a given one of the address tags to a specific line of the first directory and to a specific line of the second directory that corresponds to the specific line of the first directory; and

reading a first memory block from the cache using the first cache directory, while reading a second memory block from the cache using the second cache directory, wherein the first and second memory blocks are read in a single clock cycle of the processor.

## 2. (deleted)

3. (unchanged) The method of Claim 1 wherein the cache has a single cache entry array, and said step of reading the first memory block while reading the second memory block-includes the steps of:

constructing a first control signal for the first memory block based on a first location

**AMENDMENT A** 

Page -2

**Docket No. AT9-97-148** 

3

1

6 7 8

10 11

9

12 13

1

2 3 4

5

1